# MAR 22 2004 W

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Lin, et al.

Docket No.:

TSM02-1369

Serial No.:

10/650,445

Art Unit:

2811

Filed:

August 28, 2003

Examiner:

**TBD** 

For:

Ultra-Thin Body Transistor with Recessed Silicide Contacts

## Certificate of Mailing via First Class Mail (37 C.F.R. § 1.8(a))

Date of Deposit:

March 17, 2004

I hereby certify that the below listed correspondence is being deposited with the United States Postal Service on the date indicated above as first class mail in an envelope addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450.

Certificate of Mailing via First Class Mail (1 page)
Information Disclosure Statement (1 page)
Combined Form PTO/SB/08a and 08b (1 page) citing (6) references
Copies of (3) cited references
Return Postcard

Respectfully submitted,

Natalie Swider Legal Assistant

Slater & Matsil, L.L.P. 17950 Preston Rd., Suite 1000 Dallas, TX 75252

Tel: 972-732-1001 Fax: 972-732-9218

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Lin, et al.

Attorney Docket: TSM02-1369

Filed:

August 28, 2003

Examiner:

**TBD** 

Serial No.:

10/650,445

Art Unit:

2811

For:

Ultra-Thin Body Transistor with Recessed Silicide Contacts

Commissioner for Patents P. O. Box 1450 Alexandria, VA 22313-1450

### INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicants wish to bring to the attention of the Patent and Trademark Office the information noted on the enclosed combined form PTO/SB/08a & 08b that may be considered material to the examination of the above-identified application.

No fee is due at this time, as this Information Disclosure Statement is being filed pursuant to 37 C.F.R. § 1.97(b)(3), before the mailing of a first Office action on the merits. However, if a fee is deemed necessary, please charge Deposit Account No. 50-1065 and credit any overpayments to the same.

Respectfully submitted,

March 17, 2004

Date

Steven H. Slater

Attorney for Applicants

Reg. No. 35,361

Slater & Matsil, L.L.P. 17950 Preston Rd., Suite 1000 Dallas, TX 75252 (972) 732-1001 (phone) (972) 732-9218 (fax)

PTO/SB/08a (08-03)

A STATE OF THE STA		ne Paperwork Reduction	Act of 1995, no per	sons are required to	U.S. Patent and Tradem	PTO/SB/08a (08-03 ved for use through 07/31/2006. OMB 0651-003 ark Office; U.S. DEPARTMENT OF COMMERCE on unless it displays a valid OMB control number	
A TRAC	Substitute for form 1449A/PTO				Complete if Known		
			-		Application Number	10/650,445	
	11	NFORMATIO	N DISCLO	SURE	Filing Date	8/28/2003	
	S	TATEMENT	<b>BY APPLI</b>	CANT	First Named Inventor	Lin, et al.	
					Art Unit	2811	
		(Use as many si	neets as necessar	/) 	Examiner Name	TBD	
Ī	Sheet	1	of	1	Attorney Docket Number	TSM02-1369	

U.S. PATENT DOCUMENTS						
	034	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
	Cite No. <sup>1</sup>	Number - Kind Code <sup>2 (if known)</sup>				
	1	US-4,998,510	03-12-1991	Rognon		
	2	US-6,137,149	10-24-2000	Kodama		
	3	US-6,420,218 B1	07-16-2002	Yu		
		<del></del>				

FOREIGN PATENT DOCUMENTS						
Examiner Initials* Cite		Foreign Patent Document	Publication Date	Name of Patentee or	Pages, Columns, Lines,	Т
	Country Code <sup>3</sup> - Number <sup>4</sup> - Kind Code <sup>5</sup> ( <i>if known</i> )	MM-DD-YYYY	Applicant of Cited Document	Where Relevant Passages or Relevant Figures Appear	T⁵	
			·			
	ļ					

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
	4	Chau, R., et al., "A 50nm Depleted-Substrate CMOS Transistor (DST)," IEDM, pp. 621-624, 2001.	
	5	Choi, Y.K., et al., "Ultrathin-Body SOI MOSFET for Deep-Sub-Tenth Micron Era," IEEE Electron Device Letters, Vol. 21, No. 5, pp. 254-255, May 2000.	
	6	Yeo, Y.C., et al., "Design and Fabrication of 50-nm Thin-Body p-MOSFETs with a SiGe Heterostructure Channel," IEEE Transactions on Electron Devices, Vol. 49, No. 2, pp. 279-286, February 2002.	

Examiner	Date	
Signature	Considered	

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 'Applicant's unique citation designation number (optional). 'See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. 'Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 'For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 'Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 'Applicant is to place a check mark here if English language Translation is attached.

Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.